Design and analysis of a transformerless STATCOM based on hybrid cascaded multilevel converter by Hu, Pengfei et al.
 
  
 
Aalborg Universitet
Design and analysis of a transformerless STATCOM based on hybrid cascaded
multilevel converter
Hu, Pengfei; Guerrero, Josep M.; He, Zhengxu
Published in:
International Journal of Electrical Power and Energy Systems
DOI (link to publication from Publisher):
10.1016/j.ijepes.2018.07.059
Publication date:
2019
Document Version
Early version, also known as pre-print
Link to publication from Aalborg University
Citation for published version (APA):
Hu, P., Guerrero, J. M., & He, Z. (2019). Design and analysis of a transformerless STATCOM based on hybrid
cascaded multilevel converter. International Journal of Electrical Power and Energy Systems, 104, 694-704.
https://doi.org/10.1016/j.ijepes.2018.07.059
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
Declarations of interest: none. 
Design and Analysis of a Transformerless STATCOM based on 
Hybrid Cascaded Multilevel Converter 
Pengfei Hu1 (Corresponding Author), Josep M. Guerrero2, Zhengxu He3 
1 School of Mechanical and Electrical Engineering, University of Electronic Science and 
Technology of China (UESTC), Chengdu 611731, China, pfhu@uestc.edu.cn 
2 Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark, 
joz@et.aau.dk 
3 Sichuan energy Internet research institute, Tsinghua University, Chengdu 610213, China, 
hezhengxu@tsinghua-eiri.org 
Abstract: This paper presents a new concept of Static Synchronous COMpensator (STATCOM) 
based on a Hybrid Cascaded Multilevel Converter (HCMC). The HCMC consists of a two- level 
voltage converter and a wave-shaping circuit formed by cascaded H-bridge Sub-Modules (SM). 
Firstly, the operation principle and overall control strategy of HCMC are presented. After that, some 
key parameters including size of capacitors, numbers of sub-modules are in-depth analyzed. And 
then, a thorough comparison between the proposed HCMC-based STATCOM and conventional 
cascaded H-bridge based STATCOM is made, which turns out that the proposed HCMC-based 
STATCOM requires less number, size and stored energy of capacitors and has less power loss. Finally, 
a 35kV/±50Mvar HCMC-based STATCOM simulation model is constructed in PSCAD/EMTDC 
software platform. The simulation results validate the feasibility of the proposed HCMC-based 
STATCOM and the correctness of the analysis. 
 
Keywords: Hybrid Cascaded Multilevel Converter (HCMC), Static Synchronous COMpensator 
(STATCOM), sizing of capacitor, control strategy 
1. INTRODUCTION 
Static synchronous compensator (STATCOM) using voltage source converter is a flexible ac 
transmission system (FACTS) device for generating or absorbing reactive power. With reactive power 
compensation in power system, voltage regulation and maximum power transmission can be achieved 
[1] - [13]. 
Different kinds of STATCOMs have been tested and installed in many electrical networks during 
the past few decades [1] - [5]. Many kinds of multilevel converters, such as 1) diode-clamped converter, 
2) flying-capacitor converter, 3) cascaded H-bridge converter [7] - [13], modular multilevel converter 
(MMC) [14] – [17], alternate arm converter (AAC) [18] – [20], can be used as STATCOM. The 
multilevel structure provides redundancy and scalability. However, it requires a fairly large number of 
H-bridge sub-modules to reduce the harmonics and each sub-module requires a large DC capacitor. 
This paper proposes a novel STATCOM based on hybrid cascaded multilevel converter (HCMC), 
which is a newly introduced voltage-source converter [21]. As shown in Fig.1, it has two key parts, 
i.e., the two-level converter and the wave-shaping circuit (WSC) containing cascaded H-bridge sub-
modules. The two-level converter is arranged to operate at fundamental frequency with square-wave 
modulation, which reduces switching loss and simplifies dynamic voltage sharing along the series 
string of IGBTs [20]. The overall rating of the STATCOM is shared between the two-level converter 
and the wave-shaping circuit, with the result that fewer sub-modules are needed in the wave-shaping 
circuit in comparison with the cascaded H-bridge STATCOM. This is particularly beneficial in 
reducing the required number and rating of DC capacitors, which dominate the size and weight of the 
converters [21]. To achieve stable operation, the coordination and synchronization between the two-
level converter and the wave-shaping circuit are required. 
This paper focuses on the principle, control scheme of the proposed STATCOM and the sizing of 
the DC capacitors. The outline of this paper is organized as follows: The operation principle of the 
proposed STATCOM will be discussed in Section 2. Section 3 proposes a control scheme for this 
proposed STATCOM. Section 4 establishes the DC voltage ripple equations and the criterion for sizing 
the DC capacitors of the two-level converter and the wave-shaping circuit, respectively. Section 5 
gives the comparison of the number of IGBTs and the number, size and stored energy of the DC 
capacitors between the proposed STATCOM and the cascaded H-bridge STATCOM. The feasibility 
of the HCMC-based STATCOM is verified by simulation results in Section 6. Section 7 concludes the 
paper. 
2. PROPOSED STATCOM AND ITS OPERATION PRINCIPLE 
2.1 Main Circuit Configuration 
The three-phase main circuit configuration of the proposed STATCOM is illustrated in Fig.1. 
The WSC composed of the cascaded H-bridge sub-modules is placed on the AC side. Each arm of the 
two-level converter consists of series-connected IGBTs shown in Fig.1(a). Fig.1(b) illustrates the H-
bridge structure, whose output voltage UHB has three states: 1) +Uc; 2) -Uc; and 3) 0. Here, Uc is 
the rated voltage of the capacitor. This means each sub-module has three states in normal operation: 
1) positively inserted (UHB = Uc); 2) negatively inserted (UHB =-Uc); and 3) bypassed (UHB = 0). 
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Fig.1. Main circuit configuration of proposed STATCOM. (a) IGBTs connected in series in the two-level 
converter. (b) H-bridge sub-module structure. 
2.2 Operation Principle 
The two-level converter is arranged to operate at fundamental frequency (50 Hz) by using square-
wave modulation, producing a square wave at its AC terminal. The wave-shaping circuit constructs 
multilevel output voltage and compensates the difference between the output of the two-level 
converter and the desired (sinusoidal) voltage. It operates as a series active power filter to attenuate 
the voltage harmonics produced by the two-level converter. Thus, the output voltage of HCMC is 
almost purely sinusoidal, making a significant improvement compared to the traditional two-level 
converter. 
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Fig.2.  Single phase equivalent circuit and reference voltage waveforms. (a) Single phase equivalent 
circuit of the system. (b) Reference voltage waveforms 
Fig.2 illustrates the basic single-phase equivalent circuit and reference voltage waveforms of the 
STATCOM, where vsa is the grid voltage of phase a, uaN is the output voltage of the two-level converter 
in phase a, and L and R are the total equivalent AC inductance and resistance. From Fig.2 (a), the basic 
characteristics of the STATCOM can be described as follows: 
 m( ) sinsav t U t  (1) 
 ( ) sin( 2) cosa m mi t I t I t      (2) 
 ( ) ( ) ( )a wa aNv t u t u t   (3) 
 ( )aN a dcu t M U  (4) 
 
1
( )
N
wa j cj
j
u t G U

  (5) 
where Um  denotes the phase voltage amplitude, va is the output voltage of the STATCOM of phase 
a, Im denotes the current amplitude, Ma denotes the switching factor which is determined by the states 
of the switches in the two-level converter, Udc is the voltage of the DC capacitor of the two-level 
converter, N is the number of H-bridge sub-modules per phase, Ucj (j=1,2,…,N) is the capacitor voltage 
of the jth H-bridge sub-module, and Gj is the switching function corresponding to the three operation 
states of the jth H-bridge sub-module ,i.e., positively inserted (Gj=1), negatively inserted (Gj=-1), and 
bypassed (Gj=0).  
2.3 Analysis of Udc and N 
When the number of the H-bridge sub-modules per phase N and the rated voltage of the H-bridge 
capacitors Uc are specified, the output voltage range of the cascaded H-bridge cells is determined as 
follow: 
 ( )c wa cNU u t NU    (6) 
According to (1), (3) and (4), neglecting the voltage drop on the inductor, uwa can be obtained as 
 m( ) sinwa a dcu t U t M U   (7) 
Then, substituting (7) into (6), equation (6) results in 
 m sinc a dc cNU U t M U NU     (8) 
In (8), Um is determined by the reactive power Q exchange between the STATCOM and the 
system. Therefore, if Udc and N satisfy (8), the proposed STATCOM can operate stably. However, this 
may lead to high voltage of the two-level converter and many H-bridge sub-modules. To achieve low 
system cost and high performance of the proposed STATCOM, the values of Udc and N need to be 
coordinated and optimized. In this paper, a method which can minimize the number of the H-bridge 
sub-modules is proposed. 
Since three phases are identical under symmetrical conditions, phase a is taken as an example 
and the following equations are given. 
 0aN bN cNu u u    (9) 
The three-phase switching functions of the two-level converter are given by 
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where ( )aS t  , ( )bS t  and ( )cS t  denote the three-phase switching functions of the two-level 
converter, respectively. Therefore, output voltages of the two-level converter referring to O can be 
calculated by 
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Regarding a fundamental cycle (0 ~ 2 ), summing (11-a) to (11-c) gives 
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Thus, [(9) – (12)]/3 gives 
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Then, adding (11-a) to (13) gives 
 
3 0 3
2 3 3 2 3
3 2 3
( )
3 4 3
2 3 4 3 5 3
3 5 3 2
dc
dc
dc
aN
dc
dc
dc
U t
U t
U t
u t
U t
U t
U t
 
  
  

  
  
  
 

 

  
 
  
  

  
 (14) 
According to (3), the voltage reference of WSC can be calculated by 
 ( ) sin( ) ( )wa m aNu t U t u t     (15) 
To minimize the number of H-bridge in WSC, the maximum value of the voltage generated by WSC 
_ maxwau  should be minimized. According to Fig.2 (b), the _ maxwau  can only appear at point ①, 
②, ③ and ④, whose corresponding phase angle are 0, 3 , 3  and 2 , respectively. Thus, 
substituting these angles into (15) and combining (14) give 
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  _ max 1 2 3 4max , , ,wa wa wa wa wau u u u u  (17) 
Given a certain grid PCC, Um is a constant. Divided by Um and taken absolute value, (16) turns to 
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where 1wau  denotes the absolute value of 1wau  to mU  ratio. Thus, the maximum of (18) is 
expressed by 
  _ max 1 2 3 4max , , ,wa wa wa wa wau u u u u      (19) 
Four curves of (18) are plotted in Fig.3, which shows that the curve abcd is the _ maxwau . Hence, 
_ maxwau  reaches minimum at point c, where 1 2wa wau u   . Therefore, based on (16), the 
minimum of |uwa_max| can be calculated as 
 _ max m
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3
4
wau U  (20) 
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3 3
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Hence, without considering the redundancy, the minimum value of N is given by 
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Fig.3 Dependence of 1wau , 2wau , 3wau  and 4wau  to dc mU U  
2.4 Analysis of power sharing in WSC and two-level converter 
Calculating the Fourier Series of aNu  as 
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Thus, the wave-shaping circuit can be expressed as 
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Since harmonic components contribute nothing to the reactive power, only the fundamental frequency 
component is considered.  
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sin( ) sin( ) 0.827 sin( )
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Hence, 82.7% reactive power is handled by the two-level converter, while 17.3% is handled by the 
wave-shaping circuit. 
3. CONTROL SCHEME 
To achieve stable operation, the coordination and synchronization between the two-level 
converter and the wave-shaping circuit are required. Fig.4 shows the overall control scheme of the 
proposed STATCOM, which is based on decoupling control shown in [22], which contains two parts, 
i.e., control of the two-level converter and control of the wave-shaping circuit.  
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Fig.4. Block diagram of the proposed STATCOM control system  
3.1 Control of the Two-Level Converter 
To achieve low switching frequency and low loss, square-wave modulation is adopted, which 
makes the two-level converter switch at fundamental frequency (50 Hz). The switch states of the two-
level converter are closely related to the three-phase reference output voltages v*j (j= a, b, c), which 
are obtained by decoupling control illustrated in Fig.4. As shown in Fig.5, US1 and US4 are the 
switching functions of the switches S1 and S4 respectively. When the reference output voltage v
*
a>0, 
the switch S1 turns on, while the switch S4 turns off. When the reference output voltage v
*
a<0, the 
switch S1 turns off, while the switch S4 turns on. The switches in phase b and c are similar according 
to v*b and v
*
c respectively. 
v
*
a
t
t
t
US1
US4
  
Fig.5. Conduction interval of the switch 
To maintain the DC capacitor voltages stable, a slight phase difference between the system 
voltage and the STATCOM output voltage is needed to supply a small amount of active power to the 
STATCOM to compensate the devices losses. The PI regulator is adopted to regulate the DC capacitor 
voltage of the two-level converter, as shown in Fig.4(a). 
3.2 Control of the Wave-Shaping Circuit 
According to (3), the output voltages uwj (j= a, b, c) of the wave-shaping circuit can be obtained 
as follows: 
 ( ) ( ) ( )wj j jNu t v t u t   (27) 
According to (27), the reference output voltages u*wj (j= a, b, c) are determined by the reference 
output voltages v*j (j= a, b, c) and the reference phase voltages u*jN (j= a, b, c) of the two-level 
converter. When the switch signals of the two-level converter are obtained, the output line voltages of 
the two-level converter are determined by the converter itself, while the phase voltages of the two-
level converter can be influenced by the output voltages of the wave-shaping circuit. Therefore, u*jN 
(j= a, b, c) are obtained from the output line voltages: 
 aN bN abu u u
    (28) 
 bN cN bcu u u
    (29) 
 0aN bN cNu u u
      (30) 
where uab, ubc are the line voltages at the AC terminal of the two-level converter. According to (28) to 
(30), u*jN (j= a, b, c) can be obtained as follows: 
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As shown in Fig.4(b), the reference output voltages u*wj (j= a, b, c) of the wave-shaping circuit 
can be calculated by 
 wj j jN wju v u u
      (34) 
As shown in Fig.4(c), Δuwj (j= a, b, c) is expressed by 
 _( )wj p j c c aveu k i U U    (35) 
where Uc_ave is the average voltage of DC capacitors of the three-phase H-bridge sub-modules, Uc_ave 
can be expressed by 
 _ ( ) ( ) ( )
1 1 1
1
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3
N N N
c ave cj a cj b cj c
j j j
U U U U
N
  
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In (35), Δuwj (j= a, b, c) is used to regulate the DC capacitor voltages of the cascaded H-bridge 
sub-modules. The instantaneous power flowing through the wave-shaping circuit can be given by 
 2 _( )j wj j p j c c aveP u i k i U U       (37) 
When Uc > Uc_ave, the real power ΔPj (ΔPj > 0) is required to inject into the wave-shaping circuit 
to increase the DC capacitor voltages to the rating Uc; When Uc < Uc_ave, the wave-shaping circuit 
should deliver real power -ΔPj (ΔPj < 0) to the system and the DC capacitor voltages will reduce to 
the rating Uc. Thus, the DC capacitor voltages of the wave-shaping circuit can be maintained by the 
controllers in Fig.4(b) and Fig.4(c). 
Additionally, due to many sub-modules in high-voltage applications, the nearest level modulation 
(NLM) [23] is adopted for the simplicity of the whole control system, shown as Fig. 6, where RSF 
voltage balancing algorithm is illustrated in [24].  
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Fig.6. NLM method for wave-shaping circuit 
4. SIZING OF THE DC CAPACITORS 
DC capacitors comprise a large part of the total system cost and physical size of a STATCOM. 
Hence, optimal sizing of the DC capacitors is essential to reduce system cost, small physical size and 
high performance of the proposed STATCOM. In this section the DC voltage ripple equations and the 
criterion for sizing the DC capacitors of the two-level converter and the wave-shaping circuit are 
established respectively. 
4.1 Sizing of DC Capacitor in the Two-Level Converter 
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Fig.7. The DC voltage and current of the two-level converter 
A relationship can be established between the DC current idc, the switching function Sjp (j= a, b, 
c) of the upper arms of the two-level converter, and the AC-side current ij (j= a, b, c). 
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According to (38) and (39), the waveform of idc is illustrated in Fig.7. The cycle of the DC current 
idc is π/3. Thus, idc can be described as follows in the first cycle 
  cos( 3) 0, 3dc mi I t t       (40) 
The behavior of the DC capacitor of the two-level converter is described as 
 dcd dc
dU
C i
dt
  (41) 
According to (40) and (41), it is clear that the DC output voltage Udc includes a 6th order harmonic 
component, as shown in Fig.7. It can be derived as follows in the first cycle 
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where C1 is a constant. By solving (42), the DC capacitor peak–peak voltage ripple is obtained as 
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Once this ripple is specified, the size of the DC capacitor of the two-level converter can be calculated 
by 
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4.2 Sizing of DC Capacitors in the Wave-Shaping Circuit 
The behavior of the DC capacitor in the H-bridge sub-module is expressed by 
 ch a a
du
C sw i
dt
   (45) 
where, Ch denotes the capacitance, uc denotes the capacitor voltage, swa denotes the switching 
function. According to (7), (21) and (22), the switching function can be expressed by 
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Thus, (45) results in 
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The voltage uwa produced by the wave-shaping circuit is symmetrical, so only the first half 
cycle is taken into account. Hence, Ma can be expressed by 
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According to (47) and (48), the following results are obtained. 
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where C2 is a constant. According to (49), the DC capacitor peak–peak voltage ripple of the H-bridge 
can be calculated by 
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Once this ripple is specified, the size of the DC capacitor of the H-bridge can be calculated by 
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5. COMPARISON OF THE PROPOSED STATCOM AND THE CASCADED H-
BRIDGE STATCOM 
The proposed STATCOM combines the features and advantages of both the cascaded H-bridge 
and two-level converters. To analyze the features of the proposed STATCOM, the number of IGBTs 
and H-bridge sub-modules, the number, size and stored energy of the DC capacitors, the DC-
capacitor RMS current and power losses of the two STATCOMs are compared at the same voltage 
level and reactive power in this section. The capacitor is sized for a specified voltage ripple, typically 
10% of the rated voltage. The rated voltage Uc (0.9 kV) of the H-bridge capacitors is also the rated 
voltage of IGBTs in the H-bridge sub-modules and the two-level converter. 
5.1 Numbers of H-bridge Sub-Modules and IGBTs 
Without redundant configuration, the number of the H-bridge sub-modules per phase of the 
cascaded H-bridge (CHB) STATCOM _CHB STATN  can be expressed by 
 m_CHB STAT
c
U
N
U
  (52) 
Thus, numbers of IGBTs and diodes in each phase of the CHB STATCOM both are 4Um/Uc, 
and the number of DC capacitors is Um/Uc. 
According to (22) and (52), the ratio of the H-bridge sub-module number of the proposed 
STATCOM to that of the CHB STATCOM is derived as 
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The number of the IGBTs or diodes per phase in the proposed STATCOM _HCMC STATN  is 
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Thus, the ratio of the number of IGBTs or diodes of the proposed STATCOM to the CHB 
STATCOM is derived as 
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According to (53) and (55), it can be seen that the number of H-bridge sub-modules of the 
proposed STATCOM is only 0.433 times that of the CHB STATCOM, while the number of the 
IGBTs or diodes reaches 1.08 times.  
5.2 the Number, Size and Stored Energy of total Capacitors 
As analyzed before, the number of DC capacitors per phase of the CHB STATCOM is Um/Uc, 
while there are only 0.433Um/Uc DC capacitors in the wave-shaping circuit and one DC capacitor in 
the two-level converter of the proposed STATCOM. 
The stored energy of the DC capacitors of the proposed STATCOM can be calculated by 
 2 2_ 1 2
3 1
2 2
HCMC STAT h c d dcW W W NC U C U     (56) 
where _HCMC STATW  , 1W  and 2W  denote the energy stored in the whole STATCOM, WSC and 
two-level converter, respectively. 
Assume Δuc = 0.1Uc and ΔUdc = 0.1Udc, substituting (21), (22), (44) and (51) into (56) gives 
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The size of the DC capacitors of the CHB STATCOM _h CHBC  is derived in [13], which can 
be calculated by 
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According to (52) and (58), the stored energy of the DC capacitors in the CHB STATCOM can 
be expressed by 
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According to (51) and (58), the ratio of the H-bridge sub-modules DC capacitor size of the 
proposed STATCOM to the CHB STATCOM is derived as 
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According to (57) and (59), the ratio of the DC capacitors stored energy of the proposed 
STATCOM to the cascaded H-bridge STATCOM is derived as 
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5.3 DC-Capacitor RMS Current 
According to (40), the RMS current of the DC capacitor in the two-level converter can be 
obtained by 
 26
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According to (47), the current through the DC capacitors of the H-bridge sub-modules can be 
derived as 
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Thus, the RMS current of the DC capacitors of the H-bridge sub-modules can be derived as  
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The current through the DC capacitors of the cascaded H-bridge STATCOM, derived in paper 
[13], can be calculated by 
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1
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2
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Hence, the RMS current of the DC capacitors of the CHB STATCOM can be calculated by 
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1
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The ratio of the DC-capacitor RMS current of the H-bridge sub-modules of the proposed 
STATCOM to the cascaded H-bridge STATCOM is derived as 
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5.4 Power losses 
The CHB STATCOM and the HCMC STATCOM will be analyzed comprehensively in terms 
of power losses including conduction loss and switching loss. Because it is very complex to 
analytically calculate the switching frequency of nearest level modulation (NLM), loss simulations 
of Infineon IGBT module (FF600R17ME4) are performed to compare the two topologies. According 
to the datasheet of FF600R17ME4, the conduction voltage and switching loss curves can be 
represented by linear function and quadratic function, respectively. 
 ( ) ( )0 ( )t d t d t dV V R i   (68) 
 2swE ai bi c    (69) 
where ( )t dV   denotes conduction voltage of IGBT and diode, respectively; ( )0t dV  , and ( )t dR  
represent corresponding coefficients; swE   denotes the switching loss; a, b and c denote 
corresponding coefficients; i denotes current flowing through the component. 
Therefore, the conduction losses can be expressed by  
 2( )0 ( )| |con t d t dE V i R i   (70) 
Under the junction temperature 125 oC condition, the coefficients of (69) and (70) are shown as the 
following tables based on the datasheet. 
Table I Coefficients of switching loss calculation 
 a b c 
IGBT switch on 0.0006 -0.0902 66.744 
IGBT switch off -0.00007 0.3304 7.18 
Diode recovery -0.00006 0.1488 72.25 
Table II Coefficients of conduction loss calculation 
 Vt(d)0 / V Rt(d) / ohm 
IGBT 1.15 0.002 
Diode 1.06 0.0014 
CHB and HCMC loss simulations are performed under the same operating conditions, i.e. connected 
to 35kV AC grid, generating 50Mvar reactive power, NLM method employed, rated voltage of H-
bridge 0.9kV. Thus, it can be calculated that the HCMC consists of 15 H-bridges and 90 IGBTs, 
while the CHB consists 36 H-bridges in each phase. The simulation results are shown in Table III, 
which can be seen that the total loss of CHB is a little larger than that of HCMC. 
Table III Loss comparison between CHB and HCMC 
 Switching Loss Conduction Loss Total Loss 
CHB 55.65 kW 428.39 kW 484.04 kW 
HCMC 11.94 kW 453.21 kW 465.15 kW 
The overall comparison is illustrated in Table IV, where it can be concluded that compared to 
the CHB STATCOM, the proposed STATCOM in this paper has much less number, smaller size and 
less energy stored in DC capacitors, while a slightly more numbers of IGBTs and a little larger 
capacitor current RMS. 
Table IV Comparison between the HCMC STATCOM and the CHB STATCOM 
 CHB STATCOM HCMC STATCOM 
Numbers of H-bridge SMs 
(capacitors) 
1 0.433 
Numbers of IGBTs and diodes 1 1.08 
Size of capacitors in SMs 1 0.474 
Energy stored in capacitors 1 0.321 
Capacitor currents RMS 1 1.10 
6. SIMULATION RESULTS  
To verify the proposed topology and control strategy, a simulation of a ±50Mvar STATCOM 
connected to a 35kV grid is carried out on the time-domain simulation tool PSCAD/EMTDC. The 
number of H-bridge sub-modules per phase is set to be 15 while the rated voltage of each H-bridge 
sub-module is 900V. The main circuit parameters and controller parameters are listed in Table V and 
Table VI, respectively. 
Table V Circuit parameters for simulation 
Items Symbols Values 
AC system line-line voltage Vs 35kV 
Rated reactive power Q ±50Mvar 
Rated frequency f 50Hz 
AC inductor L 4.8mH 
Two-level DC link voltage Udc ±39.4kV 
Two-level DC capacitor peak-peak ripple ΔUdc 3.94kV 
Two-level DC link capacitance Cd 126μF 
H-bridge DC link voltage Uc 900V 
H-bridge DC capacitor peak-peak ripple Δuc 90V 
H-bridge DC link capacitance Ch 9783μF 
Sub-module number of per WSC N 15 
Table VI Control parameters for simulation 
 Kp Ki 
PI1 0.1 100 
PI2 4 0.01 
PI3 4 0.01 
K 20 / 
6.1 Performance of Steady-State Operation  
Fig.8 shows the steady operation characteristics: the three-phase AC output voltages of the 
STATCOM [Fig.8(a)], the three-phase AC system currents [Fig.8(b)], multilevel voltage generated 
by the wave-shaping circuit in phase a [Fig.8(c)] and phase voltage generated by the two-level 
converter in phase a [Fig.8(d)]. In the steady state, the STATCOM supplies 50 Mvar reactive power 
to the system. The fast Fourier transform (FFT) analysis results demonstrate that the system has 
good voltage quality and current quality, with low total harmonic distortion (THD) (i.e., 1% for AC 
voltages and 1.89% for AC currents. 
Fig.9 shows the voltage ripple of the DC capacitors of the proposed STATCOM. It can be seen 
from Fig.9(a) that the voltage of DC capacitor in the two-level converter has 6th harmonic order 
component and the peak–peak voltage ripple is almost close to the theoretical value 3.94 kV. Fig.9(b) 
illustrates the peak–peak voltage ripple of DC capacitors of the H-bridge sub-modules, which is about 
90 V. Fig.9(a) and Fig.9(b) prove the correctness of the calculation method of sizing of DC capacitors.  
Fig.10 illustrates the trigger pulses of the IGBTs in both the WSC and the two-level converter. 
The switching frequency of the IGBTs in the WSC is more or less 300Hz (see Fig.10(a)), while the 
switching frequency of the IGBTs in the two-level converter is 50Hz (see Fig.10(b)) as analyzed 
before.  
 
(a) Three-phase output voltage waveforms of the STATCOM 
 
(b) Three-phase system current waveforms 
 
(c) Multilevel voltage waveform generated by the wave-shaping circuit in phase a 
 
(d) Voltage waveform generated by the two-level converter in phase a 
Fig.8.  Steady-state operation performance of the STATCOM. 
 
 
(a) Voltage variation of DC capacitor in the two-level converter 
 
(b) Voltage variation of DC capacitors of the H-bridge sub-modules 
Fig.9. Waveforms demonstrating the variation of DC capacitors voltage.  
 
 
(a) The trigger pulse of the phase-a #1 SM of the WSC  
 
(b) The trigger pulse of the phase-a of the 2-level converter 
Fig.10. Tigger pulses of the WSC and 2-level converter 
 
6.2 Dynamic Response to Reactive Power Demand 
Fig.11 illustrates the dynamic behavior during changes of the reactive power command. The 
reactive power reference steps from 50 Mvar to -50 Mvar at 0.5 s. It is observed from this figure that 
the actual reactive power can track the command reference very well (see Fig.11(a)]. This simulation 
result demonstrates the extremely fast dynamic response of the proposed STATCOM. Fig.11(b) 
shows the output voltage of STATCOM in phase a. It can be seen that the magnitude of the output 
voltage becomes smaller after 0.5 s for the reactive power change. As depicted in Fig.11(c), the 
system current leads the system voltage by 90°before 0.5 s and the system current lags the system 
voltage by 90°after 0.5 s. Fig.11(d) illustrates the decrease of voltage generated by the wave-shaping 
circuit in phase a due to the decrease of the output voltage. 
 
 
 
(a) Reactive power 
 
(b) Response of the output voltage of STATCOM in phase a 
 
(c) Response of system current in phase a 
 
(d) Response of voltage generated by the wave-shaping circuit in phase a 
Fig.11. Transient response of the system for reactive power reversal.  
 
7. CONCLUSION 
A new type of STATCOM based on hybrid cascaded multilevel converter has been proposed in 
this paper. The main circuit of this STATCOM is composed of several identical H-bridge sub-
modules which are placed on the AC side of the two-level converter. This topology of STATCOM 
combines the features and advantages of both the cascaded H-bridge and two-level converters. It 
reduces switching loss and simplifies dynamic voltage sharing along the series string of IGBTs in 
the two-level converter. And compared with the cascaded H-bridge STATCOM, fewer H-bridge sub-
modules are needed, reducing the required number and rating of DC capacitors.  
To achieve the coordination and synchronization between the two-level converter and the wave-
shaping circuit, a control scheme is proposed. The DC capacitor voltage ripple is theoretically 
analyzed and the criterion for sizing of DC capacitors is established. Comparison of numbers of 
IGBTs and H-bridge sub-modules, the number, size and stored energy of the DC capacitors and the 
DC-capacitor RMS current between the proposed STATCOM and the cascaded H-bridge STATCOM 
is analyzed. Simulations of the proposed STATCOM are carried out in PSCAD/EMTDC, verifying 
the correctness of the theoretical analysis.  
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